Finfets with Low Source/Drain Contact Resistance

ABSTRACT

An integrated circuit structure includes a semiconductor substrate, insulation regions extending into the semiconductor substrate, with the insulation regions including first top surfaces and second top surfaces lower than the first top surfaces, a semiconductor fin over the first top surfaces of the insulation regions, a gate stack on a top surface and sidewalls of the semiconductor fin, and a source/drain region on a side of the gate stack. The source/drain region includes a first portion having opposite sidewalls that are substantially parallel to each other, with the first portion being lower than the first top surfaces and higher than the second top surfaces of the insulation regions, and a second portion over the first portion, with the second portion being wider than the first portion.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 14/229,218, filed on Mar. 28, 2014, and entitled “FinFETs with Low Source/drain Contact Resistance,” which application is hereby incorporated herein by reference.

BACKGROUND

Transistors typically include semiconductor regions that are used to form the source regions and drain regions. The contact resistance between metal contact plugs and the semiconductor regions is high. Accordingly, metal silicides are formed on the surfaces of the semiconductor regions such as silicon regions, germanium regions, and silicon germanium regions in order to reduce the contact resistance. The contact plugs are formed to contact the silicide regions, and the contact resistance between the contact plugs and the silicide regions is low.

A typical silicidation process includes forming a metal layer on the surfaces of the semiconductor regions, and then performing an annealing, so that the metal layer reacts with the semiconductor regions to form the silicide regions. After the reaction, the upper portions of the metal layer may be left un-reacted. An etching step is then performed to remove the un-reacted portions of the metal layer. Contact plugs are then formed to contact the silicide regions.

With the increasing down-sizing of integrated circuits, the silicide regions, and hence the contact between the contact plugs and the silicide regions, also become increasingly smaller. Accordingly, the contact resistance of the electrical contacts becomes increasingly higher. For example, in Fin Field-Effect Transistors (FinFETs), the fins are very narrow, causing the contact areas between the contact plugs and the fins to be very small. The contact resistance to the source and drain regions of the FinFETs thus becomes an increasingly severe problem.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIGS. 1 through 11C are cross-sectional views and perspective views of intermediate stages in the manufacturing of a Fin Field-Effect Transistor (FinFET) in accordance with some exemplary embodiments; and

FIGS. 12 and 13 are cross-sectional views of FinFETs in accordance with alternative embodiments.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Further, spatially relative terms, such as “underlying,” “below,” “lower,” “overlying,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

A Fin Field-Effect Transistor (FinFET) and the method of forming the same are provided in accordance with various exemplary embodiments. The intermediate stages of forming the FinFET are illustrated. The intermediate stages of forming contacts to the FinFET are also illustrated. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.

FIGS. 1 through 11C are cross-sectional views and perspective views of intermediate stages in the manufacturing of a FinFET and the respective contacts in accordance with some exemplary embodiments. FIG. 1 illustrates a perspective view of an initial structure. The initial structure includes wafer 100, which further includes substrate 20. Substrate 20 may be a semiconductor substrate, which may further be a silicon substrate, a silicon germanium substrate, or a substrate formed of other semiconductor materials. Substrate 20 may be doped with a p-type or an n-type impurity. Isolation regions 22 such as Shallow Trench Isolation (STI) regions may be formed to extend from a top surface of substrate 20 into substrate 20, wherein the top surface of substrate 20 is a major surface 100A of wafer 100. The portions of substrate 20 between neighboring STI regions 22 are referred to as semiconductor strips 24. The top surfaces of semiconductor strips 24 and the top surfaces of STI regions 22 may be substantially level with each other.

STI regions 22 may include silicon oxide, which may be formed using, for example, High-Density Plasma (HDP) Chemical Vapor Deposition (CVD). STI regions 22 may also include an oxide formed of Flowable Chemical Vapor Deposition (FCVD), spin-on, or the like.

Referring to FIG. 2, STI regions 22 are recessed, so that top portions of semiconductor strips 24 are higher than the top surfaces of STI regions 22 to form semiconductor fins 24′. The etching may be performed in a dry etching process, wherein HF and NH₃ are used as the etching gases. In alternative embodiments, the etching gases include NF₃ and NH₃. During the etching process, plasma may be generated. Alternatively, in the etching process, plasma is turned on. In an exemplary etching process, the etching gases have a pressure in the range between about 100 mtorr and about 200 mtorr. The flow rate of HF may be in the range between about 50 sccm and about 150 sccm. The flow rate of NH₃ may be in the range between about 50 sccm and about 150 sccm. Argon may also be included, with a flow rate in the range between about 20 sccm and about 100 sccm. In alternative embodiments, the recessing of STI regions 22 is performed using wet etching. The etchant may include diluted HF, for example.

Referring to FIG. 3, gate stack 29 is formed on the top surface and sidewalls of semiconductor fins 24′. Gate stack 29 includes gate dielectric 27, and gate electrode 26 over gate dielectric 27. Gate electrode 26 may be formed, for example, using polysilicon, although other materials such as metal silicides, metal nitrides, or the like, may also be used. Gate stack 29 may also comprise a hard mask layer (not shown) over gate electrode 26, wherein the hard mask layer may comprise silicon oxide, for example. Gate stack 29 may cross over a single one or a plurality of semiconductor fins 24′ and/or STI regions 22. Gate stack 29 may also have a lengthwise direction substantially perpendicular to the lengthwise direction of semiconductor fins 24′. In some embodiments, gate stack 29 forms the gate stack of the resulting FinFET. In alternative embodiments, gate stack 29 is a dummy gate stack, and will be replaced by a replacement gate in a subsequent step.

Next, gate spacers 28 are formed on the sidewalls of gate stack 29. In some embodiments, gate spacers 28 comprise silicon carbonitride (SiCN), silicon nitride, or the like, and may have a single-layer structure or a multi-layer structure.

An etching step (referred to as source/drain recessing hereinafter) is then performed to etch portions of semiconductor fins 24′ that are not covered by gate stack 29 and gate spacers 28, resulting in the structure shown in FIG. 4A. The recessing may be anisotropic, and hence the portions of semiconductor fins 24 directly underlying gate stack 29 and gate spacers 28 are protected, and are not etched. The top surfaces 24A of the recessed semiconductor strips 24 are lower than the top surfaces 22A of STI regions 22. Recesses 31 are accordingly formed between STI regions 22. Recesses 31 are located on opposite sides of gate stack 29.

FIG. 4B illustrates a structure in accordance with alternative embodiments of the present disclosure, in which the source/drain recessing is performed until recesses 31 extend to a level below the bottom surfaces of STI regions 22. When recesses 31 reach the bottom surfaces of STI regions 22, further recessing will cause recesses 31 to expand laterally since there is no sidewalls of STI regions 32 preventing the lateral expansion. Accordingly, recesses 31 have the profile as shown in FIG. 4B.

Next, as shown in FIG. 5, epitaxy regions 30 are formed by selectively growing a semiconductor material in recesses 31. In some exemplary embodiments, epitaxy regions 30 comprise silicon germanium or silicon. Depending on whether the resulting FinFET is a p-type FinFET or an n-type FinFET, a p-type or an n-type impurity may be in-situ doped with the proceeding of the epitaxy. For example, when the resulting FinFET is a p-type FinFET, SiGeB may be grown. Conversely, when the resulting FinFET is an n-type FinFET, SiP may be grown. In alternative embodiments, epitaxy regions 30 comprise III-V compound semiconductors such as GaAs, InP, GaN, InGaAs, InAlAs, GaSb, AlSb, AlAs, AlP, GaP, combinations thereof, or multi-layers thereof. After recesses 31 are filled with epitaxy regions 30, the further epitaxial growth of epitaxy regions 30 causes epitaxy regions 30 to expand horizontally, and facets may start to form. Furthermore, some of top surfaces 22A of STI regions 22 are underlying and aligned to portions of epitaxy regions 30 due to the lateral growth of epitaxy regions 30.

After the epitaxy step, epitaxy regions 30 may be further implanted with a p-type or an n-type impurity to form source and drain regions, which are also denoted using reference numeral 30. In alternative embodiments, the implantation step is skipped since source and drain regions are formed during the epitaxy due to the in-situ doping of the p-type or n-type impurity. Source and drain regions 30 are on opposite sides of gate stack 29, and may be overlying and overlapping portions of surfaces 22A of STI regions 22. Epitaxy regions 30 include lower portions 30A that are formed in STI regions 22, and upper portions 30B that are formed over the top surfaces 22A of STI regions 22. Lower portions 30A, whose sidewalls are shaped by the shapes of recesses 31 (FIG. 4), may have (substantially) straight edges, which may also be vertical edges that are perpendicular to the major surfaces (a bottom surface 20B) of substrate 20 as being shown in FIG. 5. For example, the tilt angle θ of the sidewalls of lower portions 30A may be in the range between about 80 degrees and about 90 degrees.

FIG. 6 illustrates a perspective view of the structure after Inter-Layer Dielectric (ILD) 36 is formed. In some embodiments, a buffer oxide layer (not shown) and a Contact Etch Stop Layer (CESL) are formed on source and drain regions 30 before the formation of ILD 36. In some embodiments, the buffer oxide layer comprises silicon oxide, and the CESL may comprise silicon nitride, silicon carbonitride, or the like. The buffer oxide layer and the CESL may be formed using Atomic Layer Deposition (ALD), for example. ILD 36 may comprise Flowable oxide formed using, for example Flowable Chemical Vapor Deposition (FCVD). ILD 36 may also include Phospho-Silicate glass (PSG), Boro-Silicate Glass (BSG), Boron-Doped Phospho-Silicate Glass (BPSG), Tetra Ethyl Ortho Silicate (TEOS) oxide, or the like. A Chemical Mechanical Polish (CMP) may be performed to level the top surfaces of ILD 36, gate stack 29, and gate spacers 28 with each other.

Next, dummy gate and dummy gate have to be replaced with HK and MG, then next the portions 36A of ILD 36 are removed to form contact openings. One of the contact openings 38 is shown in FIG. 7. FIGS. 7 through 10 are cross-sectional views obtained from the same vertical plane containing line A-A in FIG. 6.

As shown in FIG. 7, epitaxy regions 30 are exposed to contact openings 38. The buffer layer and the CESL, if any, will be removed from contact openings 38 in order to expose epitaxy regions 30. Contact opening 38 is located in ILD 36. Source/drain regions 30 may include a plurality of spade-shaped (diamond-shaped) epitaxy regions separated from each other in accordance with some embodiments. Epitaxy regions 30 have facets 30C and 30D. Facets 30C are upward facing facets and facets 30D are downward facing facets. Facets 30C and 30D may be on <111> planes of epitaxy regions 30.

Next, referring to FIG. 8, STI regions 22 that are exposed through contact opening 38 are recessed using an etching step. The etching may be performed in a dry etching process. In some embodiments, the etching gases include HF and NH₃. In alternative embodiments, the etching gases include NF₃ and NH₃. During the etching process, plasma may be generated. Alternatively, in the etching process, plasma is generated. In an exemplary etching process, the etching gases have a pressure in the range between about 100 mtorr and about 200 mtorr. The flow rate of HF may be in the range between about 50 sccm and about 150 sccm. The flow rate of NH₃ may be in the range between about 50 sccm and about 150 sccm. Argon may also be included, with a flow rate in the range between about 20 sccm and about 100 sccm.

As shown in FIG. 8, after the STI recessing, the recessed top surfaces 22B of STI regions are below the level 41, at which portions 30B of source/drain regions 30 join the respective underlying portions 30A of source/drain regions 30. Accordingly, the sidewalls of epitaxy semiconductor portions 30A are exposed. As a result of the STI recessing, STI regions 22 include top surfaces 22A and top surfaces 22B that are lower than top surfaces 22A.

FIG. 9 illustrates the formation of source/drain silicide regions 44 on the exposed surfaces of source/drain regions 30. The formation of source/drain silicide regions 44 include forming a conformal metal layer (not shown) in opening 38, wherein the conformal layer is deposited on the exposed surfaces of portions 30A and 30B of source/drain regions 30. The metal layer might use a conformal deposition method such as Atomic Layer Deposition (ALD). The metal layer may include titanium, nickel, cobalt, or the like. An annealing is performed. In accordance with some embodiments, the annealing is performed using, for example, thermal soaking, spike annealing, flash annealing, laser annealing, or the like to form the metal silicide regions 44. Throughout the description, the terms “metal silicide” and “metal silicide/germanide” are used as generic terms to refer to metal silicides, metal germanides, and metal silicon germanides. The unreacted portions of the metal layer are then removed.

Source/drain silicide regions 44 are formed on the sidewalls of portion 30A, wherein the sidewalls of portions 30A are on opposite sides of portions 30A, and the opposite sidewalls of portions 30A are substantially parallel to each other, and are substantially vertical. Source/drain silicide regions 44 are further formed on the surfaces of portions 30B, which are laterally expanded beyond the edges of the respective underlying portion 30A.

FIG. 10 illustrates the filling of opening 38 (FIG. 9) with a conductive material. After the filling of the conductive material, a Chemical Mechanical Polish (CMP) is performed to remove the excess portion of the conductive material, and the remaining conductive material in opening 38 forms contact plug 42. In some embodiments, contact plug 42 comprises tungsten. In alternative embodiments, contact plug 42 comprises other metal(s) or metal alloys such as aluminum, copper, titanium nitride, tantalum nitride, or the like. The filling of opening 38 may be performed using ALD, with the conductive material comprising tungsten, for example. The precursor may include WF₆, for example. Contact plug 42 extends from the top surface of ILD 36 to contact top surfaces 22B of STI regions 22.

It is appreciated that although source/drain portions 30B as in FIG. 10 have the shape of diamonds, they may also have other cross-sectional shapes due to the formation process and the subsequent annealing processes. For example, the corners of source/drain portions 30B may be much more rounded than illustrated.

FIG. 11A illustrates a perspective view in the formation of replacement gate. First, dummy gate dielectric 27 and dummy gate electrode as shown in FIG. 6 are removed. A gate dielectric layer and a gate electrode layer may then be formed to fill the openings left by the removed dummy gates, followed by a CMP to remove excess portions of the gate dielectric layer and the gate electrode layer. The remaining replacement gates include gate dielectric 50 and gate electrode 52. Gate dielectric 50 may comprise a high-k dielectric material with a k value greater than about 7.0, for example, and gate electrode 52 may comprise a metal or a metal alloy. Gate dielectric 50, gate electrode 52, and source and drain regions 30 in combination form FinFET 54.

FIG. 11B illustrates the cross-sectional view of FinFET 54, wherein the cross-sectional view is obtained from the plane crossing line B-B in FIG. 11A. The top surface 22A (also refer to FIG. 4A) and 22B (also refer to FIGS. 4A and 8) of STI regions 22 are illustrated. The positions of fins 24′ and silicide regions 44 are also illustrated. As clearly shown in FIG. 11B, silicide regions 44 and contact plug 42 extend below the bottom of semiconductor fin 24′.

FIG. 11C illustrate the cross-sectional view of FinFET 54, wherein the cross-sectional view is obtained from the plane crossing line C-C in FIG. 11A. For simplicity, one fin 24′ is formed, although there is a plurality of fins 24′ in the cross-sectional view. As shown in FIG. 11C, semiconductor fin 24′ is above the top surface 22A of STI regions 22. Gate dielectric 50 and gate electrode 52 are formed on the top surface and sidewalls of semiconductor fin 24′. The recessed top surface 22B of STI regions 22 is thus lower than the bottom of semiconductor fin 24′.

Referring back to FIG. 10 again, the vertical distance from the top end of epitaxy regions 30 to the bottom ends of STI regions 22 is defined as being length L1. The vertical distance from the bottom surface of epitaxy regions 30 to the bottom surfaces of STI regions 22 are defined as length L2. The vertical distance from the top end of source/drain regions 30 to the top surfaces 22A of STI regions 22 is defined as being length L3. In some exemplary embodiments, length L1 may be in the range between about 80 nm and about 200 nm. Length L3 may be in the range between about 20 nm and about 100 nm. It is appreciated, however, that the values recited throughout the description are merely examples, and may be changed to different values. In accordance with some embodiments, there is the relationship L1>L3>L2. Also, the ratio L3/L1 may be in the range between about 20 percent and about 100 percent. It is observed that by increasing the length L3, the sidewalls of portions 30A of source/drain regions 30 are exposed to form silicide regions 44, and hence the contact area is increased. The source/drain contact resistance is thus reduced due to the increased contact area.

FIG. 12 illustrates the cross-sectional views of epitaxy regions 30, STI regions 22, silicide regions 44, and contact plug 42 in accordance with alternative embodiments. These embodiments are similar to the embodiments in FIGS. 11A, 11B, and 11C, except that epitaxy regions 30 extend to a level below the bottom surfaces of STI regions 22. The Formation process includes the step shown in FIG. 4B, wherein during the recessing of semiconductor strips 24, recesses 31 extend below the bottom surfaces of STI regions 22. The rest of the processes are essentially the same as what are shown in FIGS. 1 through 11C. In these embodiments, ratio L3/L1 may be in the range between about 20 percent and about 100 percent. In some exemplary embodiments, length L1 may be in the range between about 80 nm and about 200 nm. Length L3 may be in the range between about 20 nm and about 100 nm.

FIG. 13 illustrates the cross-sectional views of epitaxy regions 30, STI regions 22, silicide regions 44, and contact plug 42 in accordance with yet alternative embodiments. These embodiments are similar to the embodiments in FIG. 12, except that after the step as shown in FIG. 7, the portions of STI regions 22 that are exposed to opening 38 will be fully etched. Hence, no STI region exists between neighboring source/drain regions 30. Silicide regions 44 will be formed on the top surfaces 20A of substrate 20. In these embodiments, length L1 is equal to length L3.

The embodiments of the present disclosure have some advantageous features. By recessing STI regions after the epitaxy step for forming the epitaxy source/drain regions, the sidewalls of lower portions of the source/drain regions are exposed. As a result, the source/drain contact area is increased, and the source/drain contact resistance is reduced.

In accordance with some embodiments of the present disclosure, an integrated circuit structure includes a semiconductor substrate, insulation regions extending into the semiconductor substrate, with the insulation regions including first top surfaces and second top surfaces lower than the first top surfaces, a semiconductor fin over the first top surfaces of the insulation regions, a gate stack on a top surface and sidewalls of the semiconductor fin, and a source/drain region on a side of the gate stack. The source/drain region includes a first portion having opposite sidewalls that are substantially parallel to each other, with the first portion being lower than the first top surfaces and higher than the second top surfaces of the insulation regions, and a second portion over the first portion, with the second portion being wider than the first portion.

In accordance with alternative embodiments of the present disclosure, an integrated circuit structure includes a semiconductor substrate, insulation regions extending into the semiconductor substrate, with the insulation regions having a first top surface, and a first semiconductor fin and a second semiconductor fin parallel to each other and spaced apart from each other by a first portion of the insulation regions. The first portion of the insulation regions has a first top surface. The integrated circuit structure further includes a first source/drain region and a second source/drain region connected to the first semiconductor fin and the second semiconductor fin, respectively. A second portion of the insulation regions is between the first source/drain region and the second source/drain region. The second portion of the insulation regions has a second top surface lower than the first top surface.

In accordance with yet alternative embodiments of the present disclosure, a method includes forming a semiconductor fin, wherein the semiconductor fin is over top surfaces of insulation regions, with the insulation regions being on opposite sides of the semiconductor fin, forming a gate stack on a top surface and sidewalls of a middle portion of the semiconductor fin, etching an end portion of the semiconductor fin to form a recess, wherein the recess extends between opposite portions of the insulation regions, and performing an epitaxy to grow an epitaxy semiconductor region. The epitaxy semiconductor region includes a first portion in the recess, and a second portion over the top surfaces of the insulation regions. After the epitaxy, the insulation regions are etched. After the etching the insulation regions, a contact plug is formed to electrically couple to the epitaxy semiconductor region.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure. 

What is claimed is:
 1. A method comprising: forming a semiconductor fin, wherein the semiconductor fin is over top surfaces of isolation regions, with the isolation regions being on opposite sides of the semiconductor fin; forming a gate stack on a top surface and sidewalls of a first portion of the semiconductor fin; etching a second portion of the semiconductor fin to form a recess, wherein the recess extends between opposite portions of the isolation regions; performing an epitaxy to grow an epitaxy semiconductor region, wherein the epitaxy semiconductor region comprises a first portion in the recess, and a second portion over the top surfaces of the isolation regions; after the epitaxy, etching the isolation regions; and after the etching the isolation regions, forming a contact plug electrically coupling to the epitaxy semiconductor region.
 2. The method of claim 1, wherein the first portion of the epitaxy semiconductor region comprises opposite sidewalls substantially parallel to each other, and wherein the opposite sidewalls are exposed after the etching the isolation regions.
 3. The method of claim 1 further comprising, before the forming the contact plug, forming a silicide region on sidewalls of the first portion and the second portion of the epitaxy semiconductor region.
 4. The method of claim 3, wherein the second portion of the epitaxy semiconductor region has a down-facing facet, and the silicide region extends onto the down-facing facet.
 5. The method of claim 1, wherein the recess extends to a level higher than bottom surfaces of the isolation regions.
 6. The method of claim 1, wherein a top surface of the isolation regions revealed after the etching the isolation regions is higher than a bottom surface of the epitaxy semiconductor region.
 7. The method of claim 1 further comprising: after the epitaxy, forming an Inter-Layer Dielectric (ILD) over the epitaxy semiconductor region; and etching the ILD to form a contact opening, wherein the second portion of the semiconductor fin is exposed through the contact opening, and the etching the isolation regions is performed through the contact opening.
 8. The method of claim 1, wherein the etching the isolation regions comprises an anisotropic etching.
 9. A method comprising: performing a first recessing to recess isolation regions, wherein a semiconductor region between the recessed isolation regions forms a semiconductor fin protruding higher than first top surfaces of the isolation regions; forming a gate stack covering a first portion of the semiconductor fin; etching a second portion of the semiconductor fin to form a recess in the isolation regions; performing an epitaxy to grow an epitaxy semiconductor region from the recess; performing a second recessing to recess the isolation regions, so that sidewalls of the epitaxy semiconductor region in contact with the recessed isolation regions are exposed; and performing a silicidation on the epitaxy semiconductor region to form a source/drain silicide region.
 10. The method of claim 9 further comprising: after the epitaxy, forming an Inter-Layer Dielectric (ILD) covering the epitaxy semiconductor region; and etching the ILD to form a contact opening, wherein the epitaxy semiconductor region and portions of the isolation regions are exposed through the opening, and the second recessing is performed on the exposed portions of the isolation regions.
 11. The method of claim 10, wherein after the second recessing, a sidewall of the isolation regions is flushed with an edge of the ILD, with the edge of the ILD being an edge inside the contact opening.
 12. The method of claim 9, wherein after the second recessing, a bottom portion of the epitaxy semiconductor region has a sidewall contacting a remaining portion of the isolation regions.
 13. The method of claim 9, wherein before the second recessing, the epitaxy semiconductor region comprises a bottom portion having sidewalls contacting the isolation regions, and a top portion higher than the isolation regions, with the top portion comprising up-facing and down-facing facets.
 14. The method of claim 13, wherein the source/drain silicide region is formed on surfaces of both the up-facing and down-facing facets of the top portion of the epitaxy semiconductor region, and the source/drain silicide region is further formed on the bottom portion of the epitaxy semiconductor region.
 15. The method of claim 9, wherein the second recessing comprises a dry etching.
 16. A method comprising: forming a gate stack covering a first portion of a semiconductor fin, wherein the semiconductor fin protrudes higher than first top surfaces of isolation regions on opposite sides of the semiconductor fin; forming a source/drain region on a side of the gate stack; forming an Inter-Layer Dielectric (ILD) to cover the source/drain region; etching the ILD to form a contact opening, wherein the source/drain region is revealed through the contact opening; and recessing the isolation regions through the contact opening.
 17. The method of claim 16 further comprising performing a silicidation on the source/drain region to form a source/drain silicide region.
 18. The method of claim 16, wherein after the recessing the isolation regions through the contact opening, portions of sidewalls of the source/drain region in contact with the etched portions of the isolation regions are revealed.
 19. The method of claim 16, wherein after the recessing, a sidewall of the isolation regions is flushed with an edge of the ILD, with the edge of the ILD being an edge inside the contact opening.
 20. The method of claim 16, wherein the recessing the isolation regions through the contact opening comprises a dry etch. 